HP 13255

GENERAL PURPOSE ASYNCHRONOUS DATA COMM MODULE

Manual Part No. 13255-91143

REVISED

APR-20-78

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.U INTRODUCTION.

The General Purpose Asynchronous Data Communications Module provides a deneral purpose EIA RS232C or 20 mA dc current loop link from the terminal to an external device. The GP Async Data Comm PCA transmits and receives bit serial data to and from the external oevice through an interface cable assembly, provides parallel—to—serial and serial—to—parallel conversion, and transmits and receives bit parallel data to and from the terminal through the Backplane Assembly (data bus).

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the GP Async Data Comm Module is contained in tables 1.0 through 6.5.

Table 1.0 Physical Parameters

Part Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	
02640-60143	GP Async Data Comm PCA	1 12.9 x 4.0 x 0.6 	
}	Number of Backplane Slots Re	quired: 1	

Table 2.0 Reliability and Environmental Information

= =		· =
ļ		-
ļ		1
1	Environmental: (X) HP Class B () Other:	1
ļ		1
ļ		-
Į.	Restrictions: Type tested at product level	-
1		-
ı		-
1		1
=		: 1
1		ł
-	Failure Rate: 1.502 (percent per 1000 hours)	į
1		Į

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

Table 4.0 Switch Definitions

PCA I	Function
Designation	
====================================	
A11,A10,A9,A4	Module Address Selection (see section 4.0)
FCO thru FC7	Firmware Control Word - Function depends on firmware application
CBE	Custom Baud Rate Enable
1	Closed - The custom baud rate generator is
1	enabled when the baun rate switch
1	is in the EXT position
!	Open - The custom baud rate generator is
	disabled
BO thru B11	Custom Baud Rate Selection (see section 4.1)
\$0,81,82	Split Paud Rate Selection (see section 4,2)
134	134.5 Baud
i	Closed - Enable 134.5 baud and 6-bit data
1	word when baud rate switch is in
1	150 position
1	0oen - Disable 134.5 baud
288	Two Stop Bits
1	Closed - Transmit and receive data with two
#	stop bits at all baud rates
1	Open - Transmit and receive data with one
!	stop bit at all haud rates except
1	110 (two stop bits)
1	

Table 4.0 Switch Definitions (Cont'd.)

PCA	l Function
Designation	
=========	
NOSB	I I Inhibit Secondary Channel Carrier Detect
	Closed - Inhibit RS232 line SB
	l Open - No effect
THE	Transmit Handshake Enable
	Closed - Enable transmit handshake circuit
	Open = Disable transmit handshake circuit
RHE	Receive Handshake Enable
	Closed - Enable receive handshake circuit
	Open - Pisable receive handshake circuit
	
IAT	Inhibit ATN
	Closed - Disable Data Comm Interrupt from this module
	Open - Enable Data Comm Interrupt from this module
A.T.N.O.	
ATN2	i Enable ATN2
	Closed - Direct interrupts to ATN2 instead of ATN
	and enable interrupt poll response on BUS6
	Open - Direct interrupts to ATN and inhibit
	interrupt poll responses
	I

Table 5.0 Connector Information

	c elgel ==================================	
	Signal	Signal
Connector and Pin No.	Name	Description
and Fin No. 1		
F1, Pin 1	+5V	+5 Volt Power Supply
1	. 3 0	
-2	GND	Ground Common Return (Power and Signal)
1	GIV	
-3	SYS CLK	4.915 MHz System Clock
7	3,5 32	
-4	- (2V	-12 Volt Power Supply
-5 1	ADDRO	Negative True, Address Bit 0
4		
-6 1		Not Used
1	wigger vigger walke Hand Hand	1
-7 1	ADDR2	Negative True, Address Bit 2
1	Militia warnin tirr	
-8 [ADDR3	Negative True, Andress Bit 3
1		
-9 1	ADDR4	Negative True, Address Bit 4
1	Name of Street, Street	
-10	ADDR5	Negative True, Address Bit 5
1	warnin warnin wer	
-11 [ADDR6	Negative True, Address Bit 6
-12		} }
		} Not Used
-13 [}
-14	ADDR9	Negative True, Address Bit 9
-14	AUURA	r regarive fides Address bit s
-15 I	ADDR10	Negative True, Address Bit 10
-13	AUDA 10	1
-16 i	ADDR11	Negative True, Address Bit 11
Pin -17		j)
through		} Not Used
Pin -20		
Į I	Marie Annie	1
-21	1/0	Negative True, Input Output/Memory
1		1
-22	GND	Ground Common Return (Power and Signal)
***====================================	==============	

Table 5.0 Connector Information (Cont'd.)

	Table 5.0 (connector Information (Cont'd.)
Connector	Signal	Signal
and Pin No.	Name	Description
P1, Pin A	GND	Ground Common Return (Power and Signal)
-B		Not Used
-c	+12V	
-D	PWR ON	System Power On
-E	BUSO	Negative True, Data Rus Bit O
-F	BUS1	Negative True, Data Bus Bit 1
-н	BUS 2	Negative True, Data Bus Bit 2
-J	BUS 3	Negative True, Data Bus Bit 3
-к	FUS4	Negative True, Data Bus Bit 4
 	BUS5	Negative True, Data Rus Bit 5
, -m	BUS6	Megative True, Data Bus Bit 6
-N	80\$7	Negative True, Data Bus Bit 7
-Р	WRITE	Negative True, Write/Read Type Cycle
i –R i		} } Not Used
-s)
-T	PRIOR IN	Bus Controller Priority In
-U 	PRIOR OUT	Pus Controller Priority Out
-V	 	}
-w		<pre>} Not used }</pre>
-X		}
-Y	REQ ∣	Negative True, Request (Bus Data Currently Valid)
-z	ATN	Negative True, Data Comm Interrupt Request

Table 5.1 Connector Information

****	=======================================	
Connector	Signal	Signal
and Pin No.		Description
=======================================	=======================================	
1	1	
\		
	I ENCL	Negative True, Current Loop Enable
- 2	I INI	Negative True, Invert Current Loop
↓	!	Received Data
- 3	! CL+12	
- 7	[(L+12	Active Receiver
4	! !	i active receiver
- 4	(CL+	Current Loop Receiver Positive Input
-	1	l
- 5	CL-	Current Loop Receiver Negative Input
	1	
- 6	I CLA	Current Loop Transmitter Current
	i	Sourcing Terminal
	i	
- 7	CLP	Current Loop Transmitter Current
1		Sinking Terminal
- A	INO	Negative True, Invert Current Loop
	I	Transmitted Data
	1	
- 9	PON	Power On Clear
!		
-10	ISB	Nedative True, Invert the Sense of SB
-11	I XECL	Programmable Control Signal
	1 XEUE	reggrammable control signal
-12	I TTYIN	Teletype Current Loop Receiver Input
; , <u>, .</u> ,	1	I
-13	I +5V	i +5 Volt Supply
	1	
-14	1	Not Used
	1	1
-15	I TEST	9650 Test Point
fi t		l I

Table 5.1 Connector Information (Cont'd.)

=	=======================================		***====================================
-1		Signat	Signal
- [and Pin No.	Name	Description
1			
	P2, Pin A	AA	Frame Ground
į	- B	BA I	Transmitted Data Out
1	- c	88	Received Data In
	-0	C A	Request to Send
!	- E	СВ	Clear to Send
	– F	СС	Data Set Peady
	– H	GND	Signal Ground (AB)
1	~ J	CF	Carrier Received
!	- ĸ	X8 OUT	Clock of 8 X the Transmit Baud Rate
!	- (_	X16 OUT	Clock of 16 X the Transmit Baud Rate
	– M	SCA	Secondary Channel Request To Send
İ	- N	S C F	Secondary Channel Carrier Detect
	 P	CD	Data Terminal Ready
	- R	СН	Rate Select
1	-s	X16 IN	Clock of 16 X the Receive Haud Rate
_	'	·	

Table 6.0 Module Bus Pin Assignments

			
			l Bus
Function		l I Value	
Performed: Ou	tput Data Character for Transmission		
		•	========
		1 X	ADDR 15
Poll Bit: Not	Applicable	į X	ADDR 14
		1 x	ADDR 13
	: $(ADDR 11,10,9,4) = (A11,A10,A9,A4)$		ADUR 12
Switch Se		I A11	ADDR 11
	(0101) = Printer	I A10	ADDR 10
		1 A9	ADDR 9
Function Speci	fier: ADDR $5 = 1$	l X	ADDR 8
	ADDR 6 = 1	l X	I ADDR 7
		1	ADDR 6
		1 1	ADDR 5
		1 A4	ADDR 4
		X	ADDR 3
		l X	ADDR 2
Data Bus A	it Interpretation:	l X	I ADDR 1
		1 X	I ADDR O
B7 D	ata Output Bit /	======	========
		l B7	I BUS 7
		1 86	I BUS 6
		l 85	I BUS 5
86 0	ata Output bit 6	1 84	I 898 4
		I 83	I BUS 3
			BUS 2
		1 B1	I RUS 1
85 D	ata Output Bit 5	i 80	I BUS 0
•		======	
		11=Logic	al 1=Rus Lo
		10=Logic	al O=Bus Hi
84 0	ata Output Bit 4	X=Don't	
			========
B3 D	ata Output Bit 3		
B2 0	ata Output Bit 2		
"			
81 0	oata Output Bit 1		
w t			
	eata Output Bit U		
80 0			

Table 6.1 Module Bus Pin Assignments

=======================================	========	==========
Function	1	l Bus I
Performed: Read Firmware Control Word	Value	
(FC Switches)	======	•
vie surremes,	X	ADDR 15 I
Poll Bit: Not Applicable	i â	ADDR 14 I
I TOTAL APPLICABLE	i â	I ADDR 14 I
Module Address: (ADDR 11/10/9/4) = (A11/A10/A9/A4)	i â	•
•		ADDR 12
Switch Selectable (0001) = Data Comm	A11	ADDR 11
(0101) = Printer	I A10	ADDR 10 I
	1 A9	ADDR 9
Function Specifier: ADDR $5 = 0$	l X	I ADDR 8 I
ADDR 6 = 1	l X	ADDR 7
	1 1	ADDR 6
Data Bus Bit Interpretation:	1 0	ADDR 5
	1 A4	ADDR 4
B7 Switch FC7	l X	ADDR 3
0 = Switch Closed	l X	ADDR 2
1 = Switch Open	I X	ADDR 1
	l X	ADDR ()
月 86 Switch FC6	======	=======
0 = Switch Closed	I B7	i Bus 7 i
1 = Switch Open	1 86	I BUS 6 I
	1 85	1 8US 5 I
I B5 Switch FC5	1 B4	BUS 4
0 = Switch Closed	1 83	BUS 3
1 = Switch Open	1 82	I BUS 2 I
The state of the s	81	i BUS 1
B4 Switch FC4	80	BUS 0
0 = Switch Closed	,	
1 = Switch Open	•	al 1=Bus Low
i - Switch open		
I B3 Switch FC3		al O=Bus High
	X=Don't	(are =======
0 = Switch Closed		
1 = Switch Open		
B2 Switch FC2		
0 = Switch Closed		
1 = Switch Open		
B1 Switch FC1		1
0 = Switch Closed		
1 = Switch Open		
		1
BO Switch FCO		i
0 = Switch Closed		i
1 = Switch Open		i
	=======	'

Table 6.2 Module Bus Pin Assignments

	=======	=========
Function	I	Bus
Performed: Input Module Status Byte	Value	Signal
	======	=========
	1 X	ADDR 15
Poll Bit: Bit 6 (When ATN2 switch is closed)	i x	ADDR 14
Total by the second with the second s	i x	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11,A10,A9,A4)	i x	ADDR 12
Switch Selectable (0001) = Data Comm	i AÎ1	I ADDR 11
(0101) = Printer	1 A10	I ADDR 10
(UIUI) - Frinter	1 A9	I ADDR 9
- 161 AAAD 6 . A	•	ADDR 8
Function Specifier: ADDR 5 = 1	I X	
ADDR 6 = 0	l X	
A() = 0 Read Standard Status	1 0	ADDR 6
40 = 1 Read Alternate Status	1 1	ADDR 5
	I A4	ADDR 4
Data Bus Bit Interpretation:	į x	ADDR 3
Alternate status is the same as the	l x	ADDR 2
standard status unless noted otherwise	l x	ADDR 1
	1 AO	ADDR C
(Alternate)	======	==========
87 Not Used $0 = CC$ on	J B7	BUS 7
1 = CC of f	B6	BUS 6
	85	1 BUS 5
B6 0 = SB 0n	1 84	BUS 4
1 = SB Off	l 83	I BUS 3
1 - 35 611	1 82	I BUS 2
	l B1	BUS 1
d5 0 = C8 On	i 80	I BUS 0
1 = CB Off	•	
1 - (8 011		al 1=Bus Low
		at 0=8us High
	X=Don't	
B4 O = CF On	•	
1 = CF Off		
83 O = No Parity Error		
1 = Parity Error		
82 0 = No Overrun Error		
1 = Overrun Error		
	Alternat	
of the state of th	nsmissio	n in
	gress	
1 = Tra	nsmissio	n Complete
80 0 = Receiver Register Empty		
1 = Receiver Register Full		
	=======	=======================================

Table 6.3 Module Bus Pin Assignments

Function Performs		Value	Bus Signal
		======	
		I X I	ADDR 1
Poll Bit	t: Not Applicable	I X I	ADDR 1
		l X l	ADDR 1
Module A	Address: $(ADDR 11,10,9,4) = (A11,A10,A$	9,44) X	ADDR 1
	Switch Selectable (0001) = Data Comm	A11	ADDR 1
	(0101) = Printer	A10	ADDR 1
		A9	ADDR
Function	n Specifier: ADDR 5 = 0	I X I	ADDR
	ADDR 6 = 0	l X l	ADDR
		1 0 1	ADDR
		1 0 1	ADDR
		I A4 I	ADDR
		l X i	ADDR
<u>.</u> .		i × !	ADDR
Data	a Bus Bit Interpretation:	i x i	ADOR
87	Data Imput Dit 7	X	ADDR
15 (Data Input Bit 7	====== :	 4US 7
		1 B6 1	BUS 6
		i 85 i	BUS 5
В6	Data Input Bit 6	B4	BUS 4
		I #3 I	BUS 3
		1 82 1	eus 2
		i B1 i	BUS 1
85	Data Input Bit 5	i 80 i	BUS 0
		=======	=======
		1=Logica	
		()=Logica	
84	Data Input Bit 4	X=Don*t	
			=======
в3	Data Input Bit 3		
82	Data Input Bit 2		
7.2	vata input bit t		
B1	Data Input Bit 1		
- T	- aca anyac are r		
	Data Input Bit ()		

Table 6.4 Module Bus Pin Assignments

Function							1		l Bus
Performed	: Output	Control	Regist	ter Pi	ts		1	Value	
] :		=======
							!	X	ADDR 15 ADDR 14
Poll Bit:	Not Appl	icable						X X	ADDR 14 ADDR 13
		DDD 41 4	0.073	(1	44 440	AO A7) i	X	I ADDR 13
	dress: (A		(0001)				, ,	A 1 1	ADDR 12
3	witch Sele	ctable		, - 0a) = Pr		i 141	i i	A10	I ADDR 10
			COLOLY	, - , ,	incei		i	A 9	ADDR 9
Function	Specifier:	ADDR 5	i = 0				i	X	I ADDR 8
7 0110 2 7 0 11	Specifier.	ADDR 6					i	X	I ADDR 7
							i	1	ADDR 6
							j	n	I ADDR 5
							ĺ	A 4	ADDR 4
							1	X	ADDR 3
							1	X	ADDR 2
Data	Bus Bit In	terpreta	tion:				1	X	I ADDR 1
							1	X	I ADDR O
87	0 = CH 0						. !		========
	1 = CH 0	ff					!	87	BUS 7
							!	86	1 8US 6
							1	65	8u\$ 5
86	0 = No B						1	P.4	1 80\$ 4
	1 = Brea	ĸ						ម3 ម2	BUS 3
							,	P 1	1 80 S 2
95	0 = Enab	la Parit					ì	80	l Bus 0
5)	1 = Inhi		-				Í	_	
	1 - 111111		,				i	1=Logic	al 1=Rus Lo
									al D=Bus Hi
84	0 = 0dd	Parity						X=Don't	
	1 = Even						=	======	========
		ខ ព	CEIVE	RAUD	RATE				
•						1000	0.600		
	Ext Clk 1	10 150	300 :====:	16UU =====	24UU	40UU ======	70110	 =	
В3	0	0 0	()	1	1	1	1	i	
	, <u> </u>							1	
BS	0	0 1	1	0	U	1	1	1	
=								1	
B1	C	1 0	1	0	1	0	1	1	
:	==========	======	=====	=====	*=====	=====	=====	= =	
o n	0 - 64 -								
80	0 = CA c								

Table 6.5 Module Bus Pin Assignments

	========	=======================================
Function	1	Bus
Performed: Input instruction to Set/Reset Data	Value	Signal
Terminal Ready (CD) and Set/Reset	======	=========
External Control signal (XECL)	i x	ADDR 15
	i x	ADDR 14
Poll Bit: Not Applicable	1 X	ADDR 13
	i x	ADDR 12
Module Address: (ADDR 11,10,9,4) = (A11,A10,A9,A4)	i A11	ADDR 11
Switch Selectable (0001) = Data Comm	I A10	ADDR 10
(0101) = Printer	j A9	ADDR 9
	X	ADDR 8
Function Specifier: ADDR 5 = 1	1 X	ADDR 7
ADDR 6 = 1	1	ADDR 6 I
A2 = 0, XECL = Low	1 1	ADDR 5 1
A2 = 1, XECL = High	A4	ADDR 4
	A3	ADDR 3
A3 = 0, $CD On$	1 A2	ADDR 2
A3 = 1, CD Off	X	ADDR 1
	j x	ADDR ()
	======	==========
Data Bus Rit Interpretation: Not Applicable	1 87	BUS 7
	1 86	BUS 6
	B5	BU\$ 5 1
	B4	BU\$ 4
	1 83	BUS 3 1
	1 B2	BUS 2 1
	B1	BUS 1
	1 80	BUS U I
	=======	
	1=Logica	at 1=Bus Low I
	10=Logica	at O=Bus High!
	X=Don't	Care
	=======	=======================================
1		ŧ .

5.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), current loop configurations (figure 4), and parts list (02640-60143) located in the appendix.

The functional description of this module is detailed in blocks as shown on the block diagram.

- 3.1 UART. The UART is an MOS/LSI device used for interfacing a serial asynchronous data path to a parallel data path. The baud rate, number of stop bits, and parity configuration of the received and transmitted serial characters can be programmed. (For details of the UART, consult Western Digital's TR16028 specification sheet.)
- 3.1.1 Transmitted and received characters can have 6, 7, or 8 data bits (excluding parity). All characters have one start bit. Characters have one stop bit unless 110 baud is selected or the 2SB Switch is closed, in which case two stop bits are used. Six or seven-bit data words can have even or odd parity. Eight-bit data words have no parity.
- 3.1.2 When the 134 Switch is closed and control register bits 3, 2, and 1 are "010", then 134.5 baud, six data bits, one start bit, and one stop bit are selected.
- 3.2 I/O INSTRUCTION DECODER.
- 3.2.1 The I/O instruction decoder is a circuit which decodes terminal data bus signals into hardware control signals on the PCA. It consists of a module address decoder (U16) and a 3-to-8 decoder (U46). The module address decoder is composed of four exclusive OR gates which can be programmed with switches. When the proper module address is present on

ADDR11, ADDR10, ADDR9, and ADDR4, an enable signal is provided to the 3-to-8 decoder.

3.2.2 The 3-to-8 decoder provides control signals to the other functional blocks. Address lines ADDRO, ADDR2, ADDR3, ADDR5, ADDR6, and WRITE and I/O are decoded and strobed by REQ to realize control pulses. The following control signals are activated as shown whenever the proper module address is selected.

1/0	WRITE	ADDRC	ADDR2	ADDR3	ADDR5	ADDR6	REG	
0	0	X	X	X	1	0	+	Load control regis- ter from data bus.
0	0	×	X	x	0	0	+	Load character into transmit half of UART.
0	1	×	X	×	1	0	()	Gate firmware control word onto data bus.
0	1	1	X	X	0	1	0	Gate status word onto data bus.
0	1	0	X	X	0	1	()	Gate modified status word onto data bus.
0	1	X	X	X	1	1	()	Gate received data from UART to data bus. Reset UART's Data Ready flip-floo
0	1	X	0	X	0	0	+	Set XECL high
0	1	X	1	X	0	0	+	Set XECL low
0	1	X	X	n	Ŋ	0	+	Turn CD off
0	1	X	X	1	0	0	+	Turn CD on

x = Don't Care

^{+ =} Risina Edge

- 5.3 CONTROL REGISTER.
- 3.3.1 The control register is a 6-bit latch that contains the control state of the PCA. The control bits set the parity, baud rate, and RS232C control signals.
- The register is composed of six D-type flip-flops (U61). Data is latched in this register from the data bus. The register's output controls the RS232C control lines and programs the UART and baud rate denerator. When latched in the control register, BUS1, BUS2, and BUS3 program the baud rate generator receive multiplexer. The control register of the UART is also loaded when U61 is loaded. BUS4 and BUS5, in conjunction with the 134 and 2SB Switches, control the PI, SBS, WLS2, WLS1, and EPE signal inputs to the UART.
- 3.4 RAUD RATE GENERATOP.
- 3.4.1 The baud rate generator provides the timing for data reception and control. It consists of two parts—a standard baud rate generator and a custom baud rate generator.
- The standard baud rate generator is composed of three 4-bit binary counters (U34, U35, and U36) and associated presetting logic. The standard baud rates are derived by dividing the bus System Clock to a rate of 16 times the desired baud rate. The standard baud rates are: 110 baud (1.76 kHz), 150 baud (2.4 kHz), 300 baud (4.8 kHz), 1200 baud (19.2 kHz), 2400 baud (38.4 kHz), 4800 baud (76.8 kHz), and 9600 baud (153.6 kHz). The counter preset function is only used when 110 or 134.5 baud is selected.

The select inputs of the receive baud rate multiplexer (U27) are driven by the control register. The proper X16 clock rate is selected to drive the UART receiver. The receive baud rates are selected as follows:

RE	NTR GIS	TER	RECEIVE	BAUI	D RA	T E	
1	1	1	9600				
1	1	0	4800				
1	0	1	2400				
1	0	0	1200				
0	1	1	300				
0	1	0	150 134.5			Switch Switch	Open) Closed)
0	0	1	110				
0	0	0	External Clock Custom Baud Rate				

3.4.3 The custom baud rate generator also consists of three 4-bit binary counters (U14, U24, and U25). These counters are programmed with 12 switches to produce the desired baud rate. The counters get preset when the TC (Pin 15) output of all three counters is true. The TC output of the last counter is gated with the bus System Clock to prevent glitching and routed through a D-type flip-flop to square the signal.

The transmit baud rate multiplexer (U26) is programmed with the splitrate (SD, S1, and S2) Switches and selects a frequency to clock the UART at the desired baud rate. The transmit baud rates are selected as follows:

S 2	S 1	s 0	TRANSMIT BAUD RATE
s c	sc	s c	Custom Raud Rate
so	SU	SC	4800
S O	SC	S 0	2400
\$0	SC	SC	1200
SC	S 0	S O	300
SC	Sυ	SC	15 0
SÇ	SC	S O	9600
\$0	80	\$0	Selected Peceive Baud Rate

SC = Switch Closed SO = Switch Open

- 3.5 TRANSMIT HANDSHAKE.
- 3.5.1 The transmit handshake circuit provides the capability of handshaking transmitted data with an RS232C control line. When the transmit handshake circuit is enapled (THE Switch closed), the device receiving the transmission has the capability of signaling a "busy" condition on the CB or SB control lines and thus temporarily stopping data transmission. Transmission is halted by turning off the Transmit Clock (TRC) to the UART.
- 3.5.2 This circuit is a 2-state, synchronous machine that is clocked at 16 times the transmit baud rate. CB and SB must be stable at the middle of the last sixteenth of the last stop bit of a character with at least 150 nanoseconds of setup time. The Off state of CB signals a "busy"

condition. The On state of SB signals a "busy" condition unless ISB (P2, Pin 10) is grounded, in which case the Off state of SB signals a "busy" condition. If a "busy" signal appears on CB, SB, or both, then the transmission will be held off.

- 3.6 RECEIVE HANDSHAKE.
- 3.6.1 The receive handshake circuit provides the capability of handshaking received data with an RS232C control line.

- 3.6.2 When the receive handshake circuit is enabled (RHE Switch closed), CD is driven by the DR output of the UART. When DR is active (a character is in the receiver holding register of the UART), CD is turned off. CD is turned off at the nominal center of the first stop bit of each receive character. When the character is read by the processor (DR cleared), CD is turned on. It should be noted that the mandatory disconnect feature (ESCf) cannot be used when the receive handshake circuit is enabled.
- 3.6.3 To use the receive handshake function, the IAT (Inhibit ATN) Switch must be closed. The PCA will not generate interrupts and must be scanned for received data.
- 3.7 STATUS.
- 3.7.1 The status circuit is used to gate RS232C control signal information (CF, CB, and SB) and UART status signals (DR, THRE, OE, and PE) to the terminal data bus. When the proper address is decoded, this circuit

gates seven bits of status information onto the data bus while κEQ is low. (Refer to table 6.2 for detailed explanation of data bit interpretation.)

FIRMWARE CONTROL WORD. The firmware control word circuit consists of drivers that gate an 8-bit firmware control word to the terminal data bus when enabled by the I/O instruction decoder. when the proper address is decoded. Switch FCO through FC7 information is oated onto the

data bus while REQ is low. A closed switch produces a logic θ on the data bus and an open switch generates a logic θ .

- 3.9 CURRENT LOOP. The current loop circuits (In and Out) provide the capability of transmitting and receiving data in a 20-mA dc current loop. (Refer to figure 4 for current loop configurations.)
- 3.9.1 The current loop receiver (In) is enabled when ENCL (P2, Pin 1) is low (grounded). The receiver can be configured as a floating, passive receiver or as a non-floating, active receiver.

- 3.9.1.1 In the floating configuration, the transmitter sources current. The current path is into the CL+ (P2, Pin 4) terminal and out the CL+ (P2, Pin 5) terminal. When a teletype is the transmitter, the TTY IN (P2, Pin 5) input should be used instead of the CL+ input. In the non-tloating configuration, CL+12 (P2, Pin 3) and CL+ are connected, and CL+ is connected to ground. (A passive transmitter should be used with this configuration.) The current path is from +12V into CL+ and out of CL+ to ground. The transmitter can then short the CL+ and CL+ terminals and make the path from +12V to ground directly.
- 3.9.1.2 The output current of the 5082-4352 opto-isolator (U11) is converted to a voltage with a 2.2k resistor and sensed with a 74LS132 (U19). From a distortion standpoint, the ideal 0-to-20 mA or 20 mA to 0 transition sense level is 10 mA. However, noise considerations dictate that some hysteresis should be incorporated into the design. The current transfer ratio of the opto-isolator and the thresholds of the 74LS132 are the primary factors in determining the current thresholds of the receiver. The 0-to-20 mA transition is sensed between 8.2 mA and 13.4 mA. The 20 mA to 0 transition is sensed between 7.4 mA and 9.4 mA. There is always at least 0.82 mA of hysteresis in the receiver.
- 3.9.1.3 Current flowing in the receiver is interpreted as a mark. By grounding INI (P2, Pin 2), current flowing in the receiver can be interpreted as a space.
- 3.9.2 The current loop transmitter (Out) consists of a 20-mA dc current source and a 20-mA dc current sink.
- 3.9.2.1 The transmitter circuits are switched on and off to provide a high output impedance 20-mA dc current loop transmitter. The CLA line (P2, Pin 6) will source 20 mA when on. The current path is from the +12V supply out the CLA pin, and into the receiver. The return path is ground. The CLP line (P2, Pin 7) will sink 20 mA dc when on. The current path is from the receiver into the CLP pin, and into the -12V supply. The return oath is ground. This transmitter will source current into +7.5V to -12V (referenced to ground) or sink current from +12V to -7.5V (referenced to ground).

- 3.9.2.2 The first stage of the transmitter consists of an NPN (2N4401) and a PNP (2N4403) transistor Q2 and Q1, respectively. This circuit shifts the data from TTL levels to the 12V levels required to turn the 20 mA current controllers on and off. The second stage controls the sourced and sunk current when on, and presents a high impedance to the line when off. The CLA and CLP output pins are protected with series diodes. The output current is controlled by impressing a constant voltage across the 0.15K and 0.10K resistors that are in series with the output. This voltage is maintained by the 1.5k, 8.2k, 1.5k voltage divider. When the transmitter is on, 24V is impressed across these resistors. The two diodes in series with these resistors are used to reduce current variations due to temperature changes.
- 3.9.2.3 A mark is transmitted as current in the line. By grounding INO (P2, Pin 8), a space can be transmitted as current in the line.
- 3.9.3 Current Loop Specifications.

	Min	Max	Units
Passive Receiver, Floating			
Marking Current	15.0	25.00	m A
Spacing Current	0.0	5.00	m A
Voltage Drop, Marking	1 - 4	1.80	volts
Active Receiver, Non-floating			
Marking Current	0.0	10.00	m A
Spacing Current	20.0	25.00	m A.
Open Circuit Voltage	1.4	1.80	volts
Active Transmitter			
Marking Current Sourced	17.0	25.00	m A
Marking Current Sunk	25.0	35.00	m A
Spacing Current	0.0	0.01	m A
Receiver Voltage			
(receiver sourcing)	- 7.5	12.00	volts
(receiver sinking)	-12.0	7.50	volts

4.0 MODULE ADDRESS STRAPPING.

The module address is a unique 4-bit value (2 octal digits) used to address a particular module or the terminal data bus. The GP Async Data Comm PCA can be straped to respond to any module address from 60 17. To determine the configuration of the A4, A11, A10, and A9 Switches, the following is required:

a) Convert the octal address to a binary address as shown below.

			Swi	tch	
		A 4	A 1 1	A 1 0	A 9
Module Address	12	1	0	1	0
	3	C:	0	1	1

b) Close a switch wherever a "0" appears in the binary module address.

The data comm driver uses module address 10 and the RS232C printer driver uses module address 12.

4.1 CUSTOM BAUD RATE STRAPPING.

The custom baud rate generator provides a clock that is 16 times the desired baud rate. The range of baud rates is from 37.5 to 2400 baud (within 1.0 percent). In addition, certain rates from 2400 to 19.2K baud are also provided.

The baud rate switches are configured as follows. (The example configuration is for 110 baud selection.)

a) Divide 153600 by the desired baud rate.

153600/110 = 1396.36

b) Round the quotient to the nearest integer.

1396.36 becomes 1396

c) Subtract one from the rounded quotient.

1396-1 = 1395

d) Convert the decimal number to a 12-bit binary number.

SWITCH	MSB B11	B 1 0	fri 👌	88	B 7	B 6	P 5	B 4	e3	в2	в1	LSB BO
1395	0	1	0	1	0	1	1	1	0	0	1	1

- e) (lose a switch in every position that has a "1". The remaining switches are left open.
- f) To calculate the actual generated baud rate, divide 153600 by the result of step b, above.

153600/1396 = 110.03

(Note: The actual rate may not be exactly equal to the desired rate.)

To clock the receive half of the UART with a custom baud rate, the CBE Switch must be closed and bits, 1, 2, and 3 of the control register must be "O" (External Clock).

4.2 SPLIT BAUD RATE STRAPPING.

Baud rate selection is controlled by bits 1, 2, and 3 of the control register and the SO-S2 Switches. Bits 1, 2, and 3 of the control register, in conjunction with the 134 and CBE switches, determine the receive baud rate. If the SU-S2 Switches are all open the transmit baud rate will always be equal to the receive baud rate. The following chart shows the available solit rates and corresponding switch configurations.

TRANSMIT BAUD RATE C U S 3 1 2 4 8 B B 3 Ε T 1 2 4 ಕ 1 4 I I I 6 5 () 0 0 TTT 0 1 0 Χ 0 T 0 0 0 U () Û 0 3 2 1 M EXT X χ X X X X X $0 \quad 0 \quad 0$ X X CUSTOM X X X X Χ х х 0 0 0 CBE Switch Closed 0 0 1 В 110 X Х R 150 Δ X X Χ X Х Х X 0 1 0 300 0 1 1 E 11 X X X Х Х X X 1 0 0 1200 C D Х Χ X Χ Χ X X 2400 Χ 1 0 1 Ε Х X Х Χ Х Х R 4800 1 1 0 I Х Χ X X X Χ Х ٧ Д 9600 Х Χ Х X X Х Х 1 1 1 £ T 134.5 Х 0 1 0 134 Switch E Closed SO SC SO SC SC SO SO SO SC SO

X = Available Split Rate

SO SC SO SO SO SC SC SO SC SO

SO SC SO SC SO SC SO SC SO

SC = Switch Closed

SO = Switch Ooen

\$1 \$0

Note: a) If all SO-S2 Switches are open, the transmit baud rate will equal the receive baud rate.

- b) The 134 Switch must be closed to get 134.5 baud.
- c) The CRE Switch must be closed to get a custom baud rate.








Figure 1
GP Asynchronous Data Comm Block Diagram
APR-20-78
13255-91143













Figure 4
Current Loop Configuration Diagram
APR-20-78
13255-91143

Replaceable Parts

Reference	HP Part	Mfr				
Designation	Number	C D	Qty	Description	Code	Mfr Part Number
U27 U28 U31 U32	1820-1217 1826-1281 1820-1216 1820-1209 1820-1209	4 2 7 4 4	1 1	IC MUXR/DATA-SEL TTL LS 8-TG-1-LINE IC DCDR TTL LS 2-TG-4-LINE DUAL 2-INP IC GATE TTL LS AND-DR-LNY DUAL 2-INP IC HFR TTL LS NAND GUAD 2-INP IC HFR TTL LS NAND GUAD 2-INP	01295 01295 01295 01295 01295 01295	5N74L5151N SN74L5139N SN74L551N SN74L53BN SN74L33BN
U35 U34 U35 U36 U37	1820-1209 1820-1430 1820-1430 1820-1430 1820-1430	4 3 3 1	q	IC MFR TTL LS MAND QUAD 2-INP IC CNTR TTL LS BIN SYNCHHO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHHO POS-EDGE-TRIG IC CNTR TTL LS HIN SYNCHHO POS-EDGE-TRIG IC INV TTL LS HEX 1-INP	01295 01295 01295 01295 01295	9N74L93BN SN74L91B1AN SN74L91B1AN SN74L91B1AN SN74L93BN
U \$6 U \$9 U 41 U 4 \$ U 44	1	# B D 1 9	1	IC FF TTU LS D-TYPE POS-EDGE-TRIG IC GATE TTU LS EXCL-OH QUAD 2-INP IC UAHT PMOS IC INV TTU LS HEX 1-INP IC GATE TTU LS NAND QUAD 2-INP	01295 01295 52840 01295 01295	5%74L974% 5%74L586% T%16028 5%74L504% 5%74L500%
U45 U46 U47 U48 U49	1021-0591 1620-1216 1621-0581 1621-0581 1021-0581	6 3 8 6	2 1 1	IC GATE ITL LS AND QUAD 2-INP IC OCOR ITL LS 3-TO-8-LINE 3-INP IC GATE ITL LS ON BUAD 2-INP IC FT ITL LS O-TYPE POS-EDGE-TRIG IC GATE ITL LS AND QUAD 2-INP	01295 01295 01295 01295 01295 01295	SN74LSUBN SN74LS138N SN74LS32N SN74LS74N SN74LSOBN
061 262 263 367 368	1820-1196 1820-1199 1820-1199 1820-1209 1820-1206	8 1 1 4 1	1	IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC INV TIL LS HEX 1-INP IC INV TIL LS HEX 1-INP IC HFR TIL LS NAND GUAD 2-INP IC GATE TIL LS NOR TPL 3-INP	01295 01295 01295 01295 01295	SN74LS174N SN74LS04N SN74LS04N SN74LS38N SN74LS38N SN74LS37N
J110 J111 U210 J310 U410	1820-1416 1820-0509 1820-0990 1820-1074 1820-0509	5 5 8 1 5	1 2 2	IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC DRVR DTL LINE DRVR 6,340 IC RCVR DTL NAND LINE UJAD IC DRVR TTL NOR GUAD 2-INP IC DRVR DTL LINE DRVR UJAD	01295 04713 04713 01295 04713	SN74LS14N MC1488L MC1489AL SN74LZBN MC1488L
U510 ⊍610	1827=0990 1990=0544	8 7	1	IC RCVR DTL NAND LINE WJAD GPTU-ISOLATUR LED-PDIO/XSTR IF#50MA-MAX	04713 28480	MC1489AL 5082-4352
x U 4 1	1200-0552	4	1	SOCKET-IC 40-CONT DIP-SLUR	28490	1200-0552
	1209-0185 3101-2094 3101-2192 3131-0392 3131-0397	9 5 6 5 V	V P P P	MISCELLANEOUS PARTS INSULATOR=XSTR NYLON SWITCH=NER DIP=RKR=ASSY 8=14 .054 30VDC SWITCH=NER DIP=RKR=ASSY 10=14 .054 30VDC CUVEN=PUCKER ASSEMBLY 0.922 IN LG; 0.422 COVER=ROCKER ASSEMBLY 1.122 IN LG; 0.422	28480 28480 28480 28480 28480	1200-0185 5101-2094 3101-2102 3131-0392 3131-0397
		;				
			:			
					1	

Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	02640-60143	2	1	GP ASYNCHRONOUS NATA CUMWUNICATIONS 1984	28480	02640-00143
C1 C2 C3 C4	0160-2055 0160-2055 0180-0393 0160-2055 0150-0121	99695	7 1 2	CATE CODE: D=1812=42 CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITUR=FXD .01UF +80=20% 100V9C CER CAPACITUR=FXD .01UF +80=20% 100VDC CER CAPACITUR=FXD .01UF +80=20% 50VDC CER CAPACITUR=FXD .1UF +80=20% 50VDC CER	28480 28480 56289 28480 28480	0160-2055 0160-2055 1500596x901082 0160-2055
C6 C7 CH C9 C10	0100-2055 0150-0121 0100-2055 0100-2204 0100-3456	95900	1 1 1	CAPACITUR-FXO .01UF +NO-20X 100VDC CER CAPACITUR-FXD .1UF +80-20X 50VDC CER CAPACITUR-FXD .01UF +RO-20X 100VDC CER CAPACITUR-FXD 100PF +-5X 300VDC MICA CAPACITOR-FXD 100PF +-10X 1KVDC CER	28480 28480 28480 28480 28480	0160-2055 0150-0121 0160-2055 0160-2204 0160-3456
C11 C12 C13 C14 C15	0160=3456 0160=3456 0160=3456 0160=3456 0160=3456	0000		CAPACITUR-FXO 1000PF +-10% 1KVDC CEH CAPACITUR-FXD 1000PF +-10% 1KVDC CEH CAPACITUR-FXD 1000PF +-10% 1KVDC CEH CAPACITUR-FXD 1000PF +-10% 1KVDC CEH CAPACITUR-FXO 1000PF +-10% 1KVDC GER	28480 28480 28480 28480 28480	U160=3456 0160=3456 0160=3456 0160=3456 0160=3456
C16 C17 C18 C19 C20	0100-3456 0160-3456 0100-3456 0100-3456 0100-3456	00000		CAPACITUH-FXO 1000PF +=10% 1KVDC CER CAPACITUR-FXD 1000PF +=10% 1KVDC CER CAPACITUR-FXD 1000PF +=10% 1KVDC CER CAPACITUR-FXD 1000PF +=10% 1KVDC CER CAPACITUR-FXD 1000PF +=10% 1KVDC CER	28480 28480 28480 28480 28480	0160-3456 0160-3456 0160-3456 0160-3456 0160-3456
C 5 5	0100-2055 0100-2055	9		CAPACITOR-FXO .01UF +80=20% 100VDC CER CAPACITOR-FXO .01UF +80=20% 100VDC CER	28480 28480	0160-2055 0160-2055
CR1 CR2 CR3 CR4 CR5	1901-0040 1901-0040 1901-0040 1901-0040 1901-0040	1 1 1 1	5	DIUDE-SWITCHING 30V 50MA 2NS DD-35 DIODE-SWITCHING 30V 50MA 2NS DD-35 OIDDE-SWITCHING 30V 50MA 2NS DD-35 OIDDE-SWITCHING 30V 50MA 2NS DD-35 OIDDE-SWITCHING 30V 50MA 2NS DD-35	28480 28480 28480 28480 28480	1901-0040 1901-0040 1901-0040 1901-0040 1901-0040
£ 1	0360=0124	3	4	CONNECTOP-SGL CONT PIN .04-IN-BSC-SZ RNO	28480	0360=0124
J ₁	1251-1126	7	1	CUNNECTUR-3GL CONT SKT .U8=IN=ASC-32 RND	28480	1251-1126
91 92 93	1853-0271 1853-0012 1854-0467 1854-0090	7 4 5 0	1 1 1	TRANSISTOR PNP 2M4403 SI TO-92 POSSIOMM TRANSISTOR PNP 2M2904A SI TO-39 PDS600MM TRANSISTOR NPN 2M4401 SI TO-92 POSSIOMM TRANSISTOR NPN SI TO-39 PDXIM FTS100MHZ	04713 01295 04713 28480	2N4405 2N2904A 2N4401 1854-0090
R1 R2 R3 R4 R5	1810-0125 1810-0125 1810-0125 0683-1025 0683-1025	00099	7	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG RESISTOR IK 5% .25W FC TC=-400/+600 RESISTOR IK 5% .25W FC TC=-400/+600	28480 28480 28480 01121 01121	1810-0125 1810-0125 1810-0125 C81025 C81025
R6 R7 R8 R9 R10	1810-0125 1810-0125 0683-4725 0683-4725 0683-4725	5 5 0 0	5	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG RESISTOR 4.7K 5% .25% FC TC2-400/+700 RESISTOR 4.7K 5% .25% FC TC2-400/+700 RESISTOR 4.7K 5% .25% FC TC2-400/+700	28480 28480 01121 01121 01121	1810-0125 1810-0125 C84725 C84725 C84725
R11 R12 R13 R14 R15	0683-4725 0683-5615 0683-2225 0683-1025 0683-1525	2 1 3 9 4	1 2	RESISTOR 4.7K 5% .25W FC TC2-400/+700 RESISTOR 560 5% .25W FC TC2-400/+600 RESISTOR 2.2K 5% .25W FC TC2-400/+700 RESISTOR 1K 5% .25W FC TC2-400/+600 RESISTOR 1.5K 5% .25W FC TC2-400/+700	01121 01121 01121 01121 01121	C84725 C85615 C82225 C81025 C81525
R16 R17 R18 R19 R20	0683-8225 0683-1515 0683-1025 0683-1025 0683-1025	52999	1	RESISTOR 8.2% 5% .25% FC TC=-400/+700 PESISTOR 150 5% .25% FC TC=-400/+600 RESISTOR 1K 5% .25% FC TC=-400/+600 RESISTOR 1K 5% .25% FC TC=-400/+600 RESISTOR 1K 5% .25% FC TC=-400/+600	15110 15110 15110 15110 15110	C81025 C81025 C81025
R 2 1 R 2 2 R 2 3 R 2 4 R 2 5	0683-1525 0683-1015 0683-2225 0686-1025 0686-4715	4 7 5 6	1 1 1	RESISTOR 1,5K 5% .25m FC TC=-400/+700 RESISTOR 100 5% .25m FC TC=-400/+500 RESISTOR 2.2K 5% .25m FC TC=-400/+700 RESISTOR 1K 5% .5m CC TC=0+647 RESISTOR 470 5% .5m CC TC=0+529	01121 01121 01121 01121 01121	C81525 C81015 C82225 E81025 E84715
R26 R27	0683-1025 0683-4725	5		RESISTOR 1K 5% 25W FC TC≈=400/+600 RESISTOR 4.7K 5% 25W FC TC≈=400/+700	01121	C81025 C84725
U14 U16 U18 U19 U21	1820-1430 1820-1215 1820-1197 1820-1112 1820-1209	3 2 9 8 4	6 1 2 3 7	IC CNTH TYL LS BIN SYNLHHU PDS-EDGE-TRIG IC GATE TYL LS EXCL-DR QUAD 2-INP IC GATE TYL LS NAND QUAD 2-INP IC FF TYL LS D-TYPE PDS-EDGE-TRIG IC BFR TYL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74L3161AN SN74L5136N SN74L500N SN74L574N SN74L538N
U22 U23 U24 U25 U26	1820=1209 1820=1209 1820=1430 1820=1430 1820=1217	4 4 5 4	5	IC 8FR TTL LS NANO QUAU 2-INP IC 8FR TTL LS NANO WUAU 2-INP IC 6NTR TYL LS HIN SYNCHWU POS-EDGE-THIG IC CNTR TYL LS BIN SYNCHWO POS-EDGE-TRIG IC MUKR/DATA-SEL TTL LS 8-TO-I-LINE	01295 01295 01295 01295 01295	3N74L338N SN74L338N SN74L31614N SN74L31614N SN74L3151N
-						



GP Asynchronous Data Comm PCA Schematic Diagram
APR-20-78 13255-91143